UMC 55nm LP/LVT Logic Process MPCA cell library_x005F_x000D_ _x005F_x000D_
Overview
UMC 55nm LP/LVT Logic Process MPCA cell library
Technical Specifications
Short description
UMC 55nm LP/LVT Logic Process MPCA cell library_x005F_x000D_ _x005F_x000D_
Vendor
Vendor Name
Foundry, Node
UMC 55nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
55nm
Related IPs
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- Single Port SRAM Compiler IP, UMC 65nm SP process
- SMIC 0.13um Low Leakage UHD RVT_x005F_x000D_ Logic standard cell library, compatible with E-Flash and EEPROM process.
- SMIC 0.13um Low Leakage high density RVT_x005F_x000D_ Logic standard cell library.
- SMIC 0.13um Generic UHD RVT_x005F_x000D_ Logic standard cell library.
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.