UMC 55nm EFLASH Process ULL One Port Register File
Overview
UMC 55nm EFLASH Process ULL One Port Register File
Technical Specifications
Short description
UMC 55nm EFLASH Process ULL One Port Register File
Vendor
Vendor Name
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- TSMC CLN16FFC Ultra High Density One Port Register File
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for high density and speed - Dual Voltage - compiler range up to 40 k
- Single Port Register File compiler - Memory optimized for ultra high density and high speed - compiler range up to 20 k