UMC 55nm eflash process , Two Port Register File memory compiler
Overview
UMC 55nm eflash process , Two Port Register File memory compiler
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- TSMC CLN6FF Asynchronous Read Two Port Register File Compiler
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Two Port Register File compiler - Memory optimized fore high density and high speed - compiler range up to 320 k
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k