UMC 40nm uLP process ULL One Port Register File memory compiler
Overview
UMC 40nm uLP process ULL One Port Register File memory compiler
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- UMC 0.162um eFalsh/LL One Port Register File_x005F_x000D_ memory compiler
- TSMC CLN7FF Synchronous One Port Register File Compiler
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- HHGrace 0.11um ULL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- Silterra 0.18um ULL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via ROM Compiler
- Single Port Register File compiler - Memory optimized for high density and high speed - Dual voltage - compiler range up to 40 k