UMC 40nm LP process standard synchronous high density TCAM memory compiler.
Overview
UMC 40nm LP process standard synchronous high density TCAM memory compiler.
Technical Specifications
Foundry, Node
UMC 40nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- UMC 0.162um eFalsh/LL One Port Register File_x005F_x000D_ memory compiler
- 180nm MTP Non Volatile Memory for Standard CMOS Logic Process
- FTP Non Volatile Memory for Standard TSMC 40nm ULP Process