UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell
Overview
UMC 40nm Low Power Process SP-SRAM memory compiler with row redundancy and 213 bit cell
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- Low Power Memory Compiler - 1-Port Register File Compiler - GF 22nm FDX
- Single Port SRAM Compiler IP, UMC 65nm SP process
- 40LP PG SP-SRAM LVT Peripheral with Row redundancy for 213 cell
- 2.5V GPIO with 2Gbps LVDS RX TX and Analog Cell in GlobalFoundries 65nm LPe