UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Overview
UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Single Port SRAM Compiler GF22FDX Low Power
- Highest code density, Low Power 32-bit Processor with optional DSP
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Low power 32-bit processor with secure execution capability
- Low power 32-bit processor with lightweight computing power