UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Overview
UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Technical Specifications
Short description
UMC 40nm Low Power Process Dual-Port SRAM compiler with dual power rail
Vendor
Vendor Name
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Low Power PLL for TSMC 40nm ULP
- Low Power Memory Compiler - 1-Port Register File Compiler - GF 22nm FDX
- 12-Bit 200MSPS DAC with TX Buffer for Power Line Communication - SMIC 40nm