UMC 28nm HPM/RVT Process 9-track PSK core cells Library(35nm)
Overview
UMC 28nm HPM/RVT Process 9-track PSK core cells Library(35nm)
Technical Specifications
Foundry, Node
UMC 28nm
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- UMC 28nm HPM/RVT Process 9-track ECO core cells Library(35nm)
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- UMC 28nm HPM/RVT 9-track generic core cells(35nm)
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.