UMC 28nm HPC process 2PRF with LVT and Bank 2
Overview
UMC 28nm HPC process 2PRF with LVT and Bank 2
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- UMC 28nm HPC process PG-2PRF with LVT and Bank 2
- PCIe 5.0 (Gen5) Premium Controller EP/RP/DM/SW 32-512 bits with AMBA bridge and Advanced HPC Features (Arm CCA)
- MIPI D-PHY Rx-Only 2 Lanes in UMC (28nm)
- PCIe 6.0 (Gen6) Premium Controller EP/RP/DM/SW 128-1024 bits with AMBA bridge and Advanced HPC Features (Arm CCA)