UMC 0.5um Logic process standard asynchronous VIA2 programmed ROM memory compiler.
Overview
UMC 0.5um Logic process standard asynchronous VIA2 programmed ROM memory compiler.
Technical Specifications
Short description
UMC 0.5um Logic process standard asynchronous VIA2 programmed ROM memory compiler.
Vendor
Vendor Name
Foundry, Node
UMC 0.5um
Maturity
Five (5) productions verified
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- UMC 0.5um Logic process standard synchronous diffusion programmed ROM memory compiler.
- UMC 0.45um Logic process standard gate array asynchronous metal programmed ROM memory compiler.
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- Metal programmable ROM compiler - Memory optimized for low power - Dual Voltage - compiler range up to 1024 k
- Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k