UMC 0.45um Logic process standard gate array asynchronous embedded array high density two port (1R1W) SRAM memory compiler.
Overview
UMC 0.45um Logic process standard gate array asynchronous embedded array high density two port (1R1W) SRAM memory compiler.
Technical Specifications
Foundry, Node
UMC 0.45um Logic/Mixed_Mode Generic
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- UMC 0.45um Logic process standard gate array asynchronous metal programmed ROM memory compiler.
- UMC 0.45um Logic process standard gate array asynchronous high density single port SRAM memory compiler.
- High Density Single Port Multi-banks SRAM Compiler
- Two Port Register File compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 72 k