UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming
Overview
UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming
Technical Specifications
Short description
UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming
Vendor
Vendor Name
Foundry, Node
UMC 0.11um
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
110nm
Related IPs
- UMC 0.11um HS/ALE Logic Process MPCA Cell Library With minimum Via1/M2/Via2/M3/Via3/M4 programming
- UMC 0.11um HS/AL Logic Process High Density Version MPCA core cell library with mini programming layer from V1 to M4
- SMIC 0.13um Low Leakage high density RVT_x005F_x000D_ Logic standard cell library.
- CAN Controller Core with 8/16 Message Objects
- Advanced Encryption Standard (AES-128) core with AMBA AHB interface
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.