UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming
Overview
UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming
Technical Specifications
Foundry, Node
UMC 0.11um
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
110nm
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- UMC 0.11um HS/ALE Logic Process MPCA Cell Library With minimum Via1/M2/Via2/M3/Via3/M4 programming
- UMC 0.11um HS/AL Logic Process High Density Version MPCA core cell library with mini programming layer from V1 to M4
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- SMIC 0.13um Low Leakage high density RVT_x005F_x000D_ Logic standard cell library.
- High performance, flexible, extendible 32 bit microcontroller core featuring excellent code density