UMC 0.11um HS/AL Logic Process High Density Version MPCA core cell library with mini programming layer from V1 to M4
Overview
UMC 0.11um HS/AL Logic Process High Density Version MPCA core cell library with mini programming layer from V1 to M4
Technical Specifications
Short description
UMC 0.11um HS/AL Logic Process High Density Version MPCA core cell library with mini programming layer from V1 to M4
Vendor
Vendor Name
Foundry, Node
UMC 0.11um
UMC
Pre-Silicon:
110nm
Related IPs
- UMC 0.11um HS/FSG Logic Process high density MPCA core cell library with minimum Via1 to M4 programming
- UMC 0.11um HS/ALE Logic Process MPCA Cell Library With minimum Via1/M2/Via2/M3/Via3/M4 programming
- SMIC 0.13um Low Leakage high density RVT_x005F_x000D_ Logic standard cell library.
- SMIC 0.11um 9 track High Density Standard Cell Library - HVT,1.2v operating voltage
- SMIC 0.11um 9 track High Density Standard Cell Library - LVT,1.2v operating voltageSMIC 0.11um 9 track High Density Standard Cell Library - LVT,1.2v operating voltage
- High-performance microcontroller core with a 12-stage dual-issue out-of-order pipeline and a high performance FPU