UMC 0.11um BCD High Voltage Process Synchronous Via1 Programmable ROM Compiler
Overview
UMC 0.11um BCD High Voltage Process Synchronous Via1 Programmable ROM Compiler
Technical Specifications
Foundry, Node
UMC 0.11um PMIC BCD
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- VeriSilicon SMIC 0.13um Synchronous programmable Via1 ROM compiler,Memory Array Range:128 to 1Mega Bits
- VeriSilicon GSMC 0.18um Synchronous Low Power Via1 ROM Compiler, Memory Array Range:128 to 2Mega Bits
- SMIC 90nmLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- GSMC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- GSMC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler for Linux