TSMC 5nm UCIe-A 32G LP Die to Die Interface
TSMC 5nm UCIe-A 32G LP Die to Die Interface
Overview
Technical Specifications
Foundry, Node
TSMC 5nm
TSMC
Pre-Silicon:
3nm
Related IPs
- TSMC 3nm UCIe-A 32G Die to Die Interface
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- 5GHz to 13.5GHz PLL - TSMC 130nm
- 32G PHY in Samsung (10nm, 8nm, 4nm, 5nm, SF2)
- 1G to 50G Single-Port MACsec Engine with xMII interface and TSN support
- TSMC 5nm HBM3-8.4G PHY