Source Low Dropout Linear Regulator for Cascade IO ; UMC 28nm HPC Process
Overview
Source Low Dropout Linear Regulator for Cascade IO ; UMC 28nm HPC Process
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- Low Dropout Linear Regulator - TSMC 0.18µ
- Low Dropout Linear Regulator - TSMC 0.18µ
- Low Dropout Linear Regulator
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Source and Sink Current 100mA LDO for 28nm cascade I/O, UMC 28nm HPC Logic and Mixed-Mode Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process