Source and Sink Current 100mA LDO for 28nm cascade I/O, UMC 28nm HPC Logic and Mixed-Mode Process
Overview
Source and Sink Current 100mA LDO for 28nm cascade I/O, UMC 28nm HPC Logic and Mixed-Mode Process
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- Medium precision, bandgap voltage reference and current reference generator - UMC 130nm
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 40LP-EW
- eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28 HPC-EW