SMIC 65nm LL Small signal digital clock buffer for baseband application
Key Features
- Small signal digital clock buffer for baseband application;
- Cell Size (Width * height)90um * 180um with DUP stagger bonding pads;
- Work voltage: 1.2V power;
- Support >600mV clock signal input;Support 0.3V~0.5V wide input offset voltage range;
- SMIC 0.065?m Logic 1P10M Salicide 1.2V/2.5V low leakage Process;
- Suitable for 7, 8 and 9 layers application (single top metal);Suitable for 7, 8, 9 and 10 layers application (double top metal);
Technical Specifications
Foundry, Node
SMIC 65nm LL
Maturity
In Production
SMIC
In Production:
65nm
LL
Related IPs
- SMIC 65nm LL 3.3V-2.5/1.2V Power Regulator
- Ultra low power C-programmable Baseband Signal Processor core
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- SMIC 55nm LL Multi-voltage programmable digital IO for SD3.0 card application
- SMIC 55nm LL Multi-voltage programmable digital IO for SD/MMC card application
- SMIC 55nm LL SSTL_18/ SSTL_2/ LPDDR/ LVTTL COMBO interface for DRAM application