SMIC 0.18um Single-Port/Two-Port Register File Compiler
Key Features
- SMIC 0.18um Logic 1P6M Salicide 1.8V/3.3V Process.
- Ultra-High Density, High-speed, and Low-Power.
- Fully Static Operation and Automatic Power Down.
- Adaptive Self-time Delay for Fast Access Time.
- Full Suite of Design Views and Models.
Technical Specifications
Foundry, Node
SMIC 0.18um
Maturity
Silicon Proven
Availability
Now
SMIC
Pre-Silicon:
180nm
G
Related IPs
- GSMC 0.18um 90% shrunk Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- GSMC 0.18um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- UMC 0.18um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- CSMC 0.18um 90% shrunk Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- CSMC 0.18um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- Silterra 0.18um ULL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via ROM Compiler