Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 64 k
Overview
Single Port SRAM compiler - TSMC 130 nm BCD Plus - Memory optimized for ultra high density and high speed - compiler range up to 64 k
Key Features
- Smart periphery design to reach the highest density
- Memory designed with SVT MOS for periphery and SVT HD PRBC from TSMC for memory core
- Flexible architecture
- To offer several performance trade-offs for any memory size
- Multiple form factors proposed by the generator for a given capacity
- Variable write mask capability
Technical Specifications
Maturity
Pre-silicon
Related IPs
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler up to 64 k
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and speed - Dual Voltage - Compiler range up to 640 kbits
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
- Single Port Register File compiler - Memory optimized for high density and high speed - Dual voltage - compiler range up to 40 k