Single Port SRAM Compiler IP, UMC 90nm SP process
Overview
UMC 90nm Logic process SP/ Low-K synchronous high density Single Port SRAM memory compiler.
Technical Specifications
Short description
Single Port SRAM Compiler IP, UMC 90nm SP process
Vendor
Vendor Name
Foundry, Node
UMC 90nm SP
UMC
Pre-Silicon:
90nm
SP
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - compiler range up to 576 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual voltage - Compiler range up to 640 k
- Foundry sponsored - Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 320 k