Single Port SRAM Compiler IP, UMC 0.35um SP process
Overview
UMC 0.35um Logic process synchronous high speed Single Port SRAM memory compiler.
Technical Specifications
Foundry, Node
UMC 350nm SP
UMC
Pre-Silicon:
350nm
Silicon Proven: 350nm
Silicon Proven: 350nm
Related IPs
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and speed - Dual Voltage - Compiler range up to 640 kbits
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 640 k
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k