SilTerra 0.18um 1.8V APLL

Overview

This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO can run from 200MHz to 600MHz. It contains a 1-64 input clock divider (DM), a 1-128 feedback clock divider (DN), a 1-8 output clock divider (DP).

Key Features

  • Process: SilTerra 180nm ULL 1P6M process
  • Supply voltage: 1.8v±10%
  • Current: typical 2.6mA
  • Operating junction temperature: - 40°C ~ +25°C ~ +125°C
  • More details, please go to below website to contact VeriSilicon location sales : http://www.verisilicon.com/en/contactus.asp

Technical Specifications

Maturity
Pre-Silicon
Silterra
Pre-Silicon: 180nm
×
Semiconductor IP