Secure Digital I/O offerings

Overview

Certus is pleased to offer Secure Digital compliant IOs in advanced technology nodes. Our SD IOs support DS, HS, SDR25, SDR50, DDR50 and SDR104 protocols. Certus SD solutions are able to detect and dynamically adjust to a VDDIO supply of 1.8V or 3.3V during system operation. Our SD solutions include output enable, a hysteresis receiver, and full interoperability with the feature-rich Certus General-Purpose IO libraries.

Built into our IO libraries, and also offered as a separate service, is our strong ESD expertise. Certus was founded by ESD engineers and our results speak for themselves. Not only do we consistently exceed the standard ESD targets of 2KV HBM and 500V CDM, but we also provide on-chip solutions for standards such as IEC-61000-4-2, system-level ESD and Cable Discharge Events (CDE).

Certus also offers RGMII, I2C, SMBUS, DDC, LVDS, Analog/RF, HV and numerous other IO variants across most major foundries and technology nodes. We are particularly suited at providing customized options in a cost-efficient framework. Please contact us for supplementary physical or electrical features that can suit your needs.

Key Features

  • Secure Digital
    • System-selectable 1.8V & 3.3V VDDIO support
    • Output Enable
    • Hysteresis receiver
    • Full interoperability with Certus GPIO library
    • Power sequence independence
    • ESD protection of 2KV HBM, 500V CDM
  • Physical Features
    • Flexible cell and pad arrangements
    • Wirebond and Flip-chip support
    • Metal stack variants

Benefits

  • System-selectable 1.8V & 3.3V VDDIO support
  • Output enable
  • Hysteresis receiver
  • Interoperability with Certus GPIO libraries
  • Flexible cell and pad arrangements
  • Wirebond & Flip-chip support
  • Metal stack variants
  • Power sequence independence
  • Proven HBM & CDM ESD protection

Block Diagram

Secure Digital I/O offerings Block Diagram

Applications

  • Reduced Gigabit Media Independent Interface (RGMII)

Deliverables

  • GDS
  • CDL netlist
  • Verilog stub
  • Verilog behavioral model
  • LEF
  • Liberty Timing Files
  • IBIS (option)
  • Electrical datasheet
  • User guide and application notes
  • Consulting and Support

Technical Specifications

Foundry, Node
TSMC 28nm, 22nm, 16nm, 12nm
Maturity
Silicon Proven
Availability
Immediate
TSMC
In Production: 12nm , 16nm , 22nm , 28nm HP , 28nm HPC , 28nm HPCP , 28nm HPM
Pre-Silicon: 12nm , 16nm , 22nm , 28nm HP , 28nm HPC , 28nm HPCP , 28nm HPM , 130nm G , 130nm LP
Silicon Proven: 12nm , 16nm , 22nm , 28nm HP , 28nm HPC , 28nm HPM
×
Semiconductor IP