Aeonic™ Power is a family of on-die regulators, built to meet the complex power delivery needs of high-performance ICs and chiplets. The product family employs a scalable architecture to meet the wide-ranging energy needs of design teams.
Aeonic Power™ HC is designed to enable energy optimization for digital cores and logic blocks, while the Aeonic Power™ LN will help simplify power delivery schema for die-to-die interfaces.
Scalable, On-Die Voltage Regulation
Overview
Key Features
- Energy Optimization
- The Aeonic Power™ HC can reduce energy consumption by up to 15% by enabling per-core DVFS, static IR drop mitigation, and virtual power islands.
- Chiplet Enablement
- Power distribution for chiplets require multiple power planes and have stringent isolation requirements. Aeonic Power™ LN can simplifly power distribution for die-to-die solutions and help eliminate inductive filters.
- PDN Robustness
- The Aeonic Power™ product family can help improve the robustness of your power delivery network (PDN) with static IR drop compensation, suppression of upstream noise, and ability to leverage VDD power rails across the chip
Deliverables
- Soft IP
Technical Specifications
Foundry, Node
All foundries
Availability
Now
GLOBALFOUNDRIES
Pre-Silicon:
12nm
,
14nm
,
14nm
LPE
,
14nm
LPP
,
20nm
LPM
,
22nm
,
22nm
FDX
,
28nm
,
28nm
FDSOI
,
28nm
HPP
,
28nm
LPH
,
28nm
SLP
Intel Foundry
Pre-Silicon:
18A
,
3nm
,
16nm
SMIC
Pre-Silicon:
14nm
Samsung
Pre-Silicon:
4nm
,
5nm
,
7nm
,
8nm
,
10nm
,
14nm
TSMC
Pre-Silicon:
3nm
,
4nm
,
5nm
,
6nm
,
7nm
,
10nm
,
12nm
,
16nm
,
20nm
,
22nm
,
28nm
,
28nm
HP
,
28nm
HPC
,
28nm
HPCP
,
28nm
HPL
,
28nm
HPM
,
28nm
LP
Related IPs
- Single Channel UART with Scalable Rx-FIFO
- Dual Channel UART with Scalable Rx-FIFO
- Scalable 3D Graphics Accelerator
- Scalable and Programmable Co-processor
- Scalable UHD JPEG Encoder – Ultra-High Throughput, 8/10/12-bit per component and CBR video encoding
- Scalable UHD JPEG Decoder – Ultra-High Throughput, 8/10/12-bit per component