VeriSilicon Samsung 28FDSOI Low Power Synchronous Single-Port SRAM compiler optimized for Samsung FDSOI 28nm process can flexibly generate memory blocks via a friendly GUI or shell commands. It uses copper metallization with 10 metal levels (6 thin + 2 medium + 2 thick) and ultra low-K dielectrics.
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
VeriSilicon Samsung 28FDSOI Low Power Synchronous Single-Port SRAM compiler uses thin metals up to metal5 and supports the metallization options of 6U1x_2U2x_2T8x_LB and 6U1x_2T8x_LB. Dummy bit cells are designed in with the intention to enhance reliability.
Samsung 28nm Low Power Single-Port SRAM Compiler
Overview
Key Features
- Low Power
- Low Leakage
- High Density
- High Speed
- Size Sensitive Self-Time Delay for Fast Access
- Automatic Power Down
- Write Mask Function
Technical Specifications
Short description
Samsung 28nm Low Power Single-Port SRAM Compiler
Vendor
Vendor Name
Foundry, Node
Samsung, 28nm
Maturity
Silicon proven
Samsung
Silicon Proven:
28nm
FDS
Related IPs
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- <4Gbps Low Power D2D Interface in TSMC 16nm & 28nm
- Low Power Memory Compiler - 1-Port Register File Compiler - GF 22nm FDX
- SMIC 0.18umLL Single-Port/Dual-Port SRAM, Two-Port Register File and Diffusion ROM Compiler for Linux
- GSMC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- GSMC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler for Linux