Rising edge delay cell for control circuits, 20ns - TSMC 180nm
Overview
Rising edge delay cell for control circuits, 20ns - TSMC 180nm
Technical Specifications
Foundry, Node
TSMC 180nm
Maturity
Silicon Verified
TSMC
Silicon Proven:
180nm
,
180nm
E
,
180nm
ELL
,
180nm
FG
,
180nm
G
,
180nm
LP
,
180nm
LV
,
180nm
ULL
Related IPs
- Rising edge delay cell for control circuits, 10ns - TSMC 180nm
- Rising edge delay cell for control circuits, 40ns - TSMC 180nm
- 20ns rising edge delay circuit, RC-based, trimmable
- 10ns rising edge delay circuit, RC-based, trimmable
- 150ns rising edge delay circuit, not trimmable
- A 180nm Flip-Chip IO library with 1.2-1.8V GPIO, 1.8V & 5V analog/RF, 20-36V ultra-low leakage low-cap HV analog and OTP program cell