The L50(F) is a medium-sized, efficient 32-bit embedded RISC-V processor aimed at embedded systems with mid-range processing requirements. The core has a 5-stage pipeline. The L50F has a floating point unit.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L50 or L50F and to generate corresponding hardware and software development kits.
RISC-V processor - 32 bit, 5-stage pipeline
Overview
Key Features
- 32-bit RISC-V core
- The L50 supports the RV32IMC ISA
- The L50F supports the RV32IMCF ISA
- Fully parallel multiplier
- 5-stage pipeline
- Dynamic Branch Predictor
- RISC-V privilege mode support:
- Machine, User
- Internal interrupt controller
- Up to 256 sources
- Optional FPU (L50F)
- Optional instruction and data tightly coupled memories (TCM)
- Optional 8 or 16 PMP regions
- Optional L1 data and instruction caches
- On-chip debugger
- JTAG and RISC-V Debug module
Benefits
- Flexibility
- Wide choice of configuration options.
- Customization
- Ability to create custom RISC-V extensions to optimise performance
- Efficient architectural exploration of custom extensions with Studio
- Automatic HDK and SDK generation from Studio
- Rigorous verification of modified L50(F) core using UVM
Block Diagram
Applications
- The L50 core is suitable for embedded applications requiring medium processing performance and a higher clock frequency.
Deliverables
- Human-readable and structured RTL in either:
- Verilog
- VHDL
- System Verilog
- Hardware development kit (HDK)
- Synthesis scripts
- Simulation testbenches
- Debug support
- Software development kit (SDK)
- LLVM C-compiler
- Assembler
- Disassembler
- Linker
- Instruction-accurate simulator
- Cycle-accurate simulator
- Profiler
- Option for extending L50
- CodAL model for Codasip Studio
- Full-feature Studio tool for extending Bk5 core
- GUI for rapid development and debugging
- Automatic HDK & SDK generation
Technical Specifications
Foundry, Node
Any
Availability
Now
Related IPs
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
- 32 bit - Compact RISC-V Processor Core
- 32 Bit - Embedded RISC-V Processor Core
- 32 Bit - Embedded RISC-V Processor Core
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- RISC-V Processor - RV12 - 32/64 bit, Single Core CPU