Programmable gain amplifier PGA for Industrial process control and low power sensors
Overview
The high-performance PGA is highly integrable with our 24b ADC IP and hence can be combined to form a programmable gain Analog front end for precision application. The high-performance PGA can be programmed to have a gain of 1, 2, 4, 8, 16, 32, 64, or 128. The PGA consists of two stages. For a gain of 1, both stages are bypassed. For gains of 2 to 8, a single stage is used, whereas for gains greater than 8, both stages are used. The analog input range is ±VREF/gain
Key Features
- Programmed to have a gain of 1, 2, 4, 8, 16, 32, 64, or 128
- Suitable for forming complete AFE by combining with Vervesemi 24b ADC and work up-to 19,200 SPS
- RMS noise
- High power mode
- 0.92uV at 10SPS using SINC4 filter at gain=1
- 0.72uV at 10SPS using SINC3 filter at gain=1
- 11.2uV at 19.2Ksps using SINC4 at gain =128
- 22.8uV at 19.2Ksps using SINC4 at gain =128
- Mid power mode
- 1.76uV at 10SPS using SINC4 filter at gain=1
- 1.5uV at 10SPS using SINC3 filter at gain=1
- 10.4uV at 4.8Ksps using SINC4 at gain =128
- 22.5uV at 4.8Ksps using SINC3 at gain =128
- Low power mode
- 2.6uV at 10SPS using SINC4 filter at gain=1
- 2.25uV at 10SPS using SINC4 filter at gain=1
- 10.4uV at 2.4Ksps using SINC4 at gain =128
- 22.8uV at 2.4Ksps using SINC3 at gain =128
- Power Supply:
- ANALOG (AVDD) = Unipolar(5V) or Bipolar(±2.5V)
- DIGITAL (DVDD) = 1.65V to 3.6 V
- -40C to 125C operating temperature range
- Technology: SMIC 180nm
- Ultra-low power delta sigma ADC
- High performance up-to 124dB dynamic range
- Industry best IP specifications
- Low power Sensor measurement
- Industrial Process Control
- Scientific Instrumentation
- Medical
- Datasheet
- Hard Macro (GDSII)
- Characterisation Report (as applicable)
- Abstract View (LEF)
- Integration and Customer Support
Benefits
Applications
Deliverables
Technical Specifications
Foundry, Node
180nm
Maturity
Silicon validated
Availability
June 2019
Related IPs
- CSMC 0.13um Generic Process Programmable Gain Amplifier
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- Low Power PLL for TSMC 40nm ULP
- Programmable gain amplifier
- 1.16 to 1.26 and 1.56 to 1.61 GHz low noise amplifier with 27.5dB gain
- Root of Trust - Foundational security in SoCs and FPGAs for IoT clients and sensors