The cell is 14-bit programmable frequency divider. It consists of ECL prescaler with variable dividing ratio 8/9 controlled by 3-bit swallow counter and CMOS 11-bit counter. The dividing ratio is 56…16383 and current consumption weakly depends on operating frequency (50..1050 MHz).
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
Programmable frequency divider (56 to 16383 dividing ratio)
Overview
Key Features
- HP SGB25V
- Programmable dividing ratio (56 to 16383)
- Wide frequency range (50 to 1050 MHz)
- Small area
- Portable to other technologies (upon request)
Applications
- PLL frequency synthesizercy synthesizer
Deliverables
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
iHP SiGe BiCMOS 0.25 um
Maturity
Silicon proven
Availability
Now
Related IPs
- Programmable 9-bit CMOS frequency divider (2…511 dividing ratio)
- Programmable CMOS frequency divider (32...16383 dividing ratio)
- Programmable CMOS frequency divider (56..16383 dividing ratio)
- Programmable CMOS HF divider (16…4095 dividing ratio)
- Programmable 9-bit CMOS low-frequency divider (5...511 dividing ratio)
- 4-bit programmable ECL LF divider (1…15 dividing ratio )