Power on Reset IP, Input: 3.3V, Vrr=2.81V, Vfr=2.81V, UMC 55nm SP process
Overview
Vrr=2.81V Vfr=2.81V, input VCCK=1.0V VCC3IO=3.3V, 3.3V Power On Reset,special request, UMC 55nm SP/RVT LowK Logic Process
Technical Specifications
Foundry, Node
UMC 55nm SP
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
- Power On Reset
- On-Chip IO to Core Voltage Buck Regulator on UMC 55nm ULP
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.6-1.98V)
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=2.3-3.6V)