055SMIC_POR_04 provides a reset signal to the chip when supply voltage reach required level. POR generates reset signal depending of the level supply voltage with hysteresis.
Power on Reset 1.2V
Overview
Key Features
- SMIC 55nm LL technology
- Noise protected
- Low current consumption (~1uA)
Block Diagram
Applications
- Core voltage low battery indication
- Supply voltage sensitive circuits
- Battery-Powered equipment
- Power solutions
Deliverables
- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Behavioral model (for functional verification)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
SMIC 55nm LL
Maturity
pre-silicon verification
Availability
Now
SMIC
Pre-Silicon:
55nm
LL
Related IPs
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
- Power On Reset
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.6-1.98V)
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=2.3-3.6V)
- BANDGAP POR & APC Advanced Power Controller with ower on Reset (Vin=2.3-3.6V)
- BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=2.3-4.6V)