Power input 3.3V, Comparator , UMC 55nm uLP/HVT Low-K Logic Process Ultra High Density (6T) C60 Core Cell Library
Overview
Power input 3.3V, Comparator , UMC 55nm uLP/HVT Low-K Logic Process Ultra High Density (6T) C60 Core Cell Library
Technical Specifications
Short description
Power input 3.3V, Comparator , UMC 55nm uLP/HVT Low-K Logic Process Ultra High Density (6T) C60 Core Cell Library
Vendor
Vendor Name
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- Power input 3.3V, Comparator ; UMC 55nm SST uLP/HVT Low-K Logic Process
- UMC 55nm ULP/HVT Low-K Logic Process Process 6-track Powerslash Cell Library (C60). W/O deep Nwell
- UMC 55nm ULP/HVT Low-K Logic Process Process 6-track Powerslash Cell Library (C60) w/ Forward Bias. W/ deep Nwell
- SMIC 0.13um Low Leakage high density RVT_x005F_x000D_ Logic standard cell library.
- DC-DC Buck Ultra Fast Response High Power Series (Vin=1.6-1.98V; Vo=0.725-1.325V; IL=6A)
- CSMC 0.13um 3.3V Standard Cell Library, 3.3v operating voltage