PLL - SMIC 55nm Eflash

Key Features

  • Supports integer-N divider application
  • Supports 6MHz to 180MHz input clock frequency range
  • output clock range from 25MHz to 1.0GHz
  • Integer-N divider application: <1.4ps@1GHz
  • Fractional-N divider application: <2.0ps@1GHz
  • Small core size: < 0.14mm2

Benefits

  • Cost saving compared to eflash technology

Deliverables

  • Technical documents,GDS hard macro to foundry for IP merge

Technical Specifications

Foundry, Node
SMIC 55nm Eflash
Maturity
Silicon proven
Availability
immediate
SMIC
Silicon Proven: 55nm G , 55nm LL
×
Semiconductor IP