PLL - SMIC 55nm Eflash
Key Features
- Supports integer-N divider application
- Supports 6MHz to 180MHz input clock frequency range
- output clock range from 25MHz to 1.0GHz
- Integer-N divider application: <1.4ps@1GHz
- Fractional-N divider application: <2.0ps@1GHz
- Small core size: < 0.14mm2
Benefits
- Cost saving compared to eflash technology
Deliverables
- Technical documents,GDS hard macro to foundry for IP merge
Technical Specifications
Short description
PLL - SMIC 55nm Eflash
Vendor
Vendor Name
Foundry, Node
SMIC 55nm Eflash
Maturity
Silicon proven
Availability
immediate
SMIC
Silicon Proven:
55nm
G
,
55nm
LL
Related IPs
- 24-Bit Accuracy Fractional PLL; Support 8K~192K*256 Clock Output - SMIC 55nm
- Low Jitter RF PLL for Sub-1G RF IP Application - SMIC 55nm
- Low Jitter, Up to 2.2GHz General PLL - SMIC 55nm
- 1.8V 2.5MSPS 14-Bit Sigma-Delta ADC - SMIC 55nm
- 12-Bit 1MSPS SAR ADC, 10.5 Bit ENOB - SMIC 55nm
- 12-Bit Pipeline ADC, 100MSPS - SMIC 55nm