PCIe Controller IP, PCIe Gen-2 with the AXI interface, x4 Lanes, Soft IP
Overview
PCIe Gen2 x4 Lane Endpoint Controller.
Technical Specifications
Related IPs
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe Controller IP, PCIe Gen-2 with the AHB interface, x1 Lanes, Soft IP
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Single Wire Protocol (SWP) slave digital controller compliant with the ETSI 102.613 standard
- ISO/IEC 7816-3 digital controller for interface device compliant with ETSI TS 102 221 and EMV 2000 standards
- DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP