PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
Overview
To support high-bandwidth applications, PCIe 3.0 PHY IP provides a low-power, multi-lane, high-performance design. The PCIe 3.0 IP complies with the PIPE 4.3 standard and supports the whole spectrum of PCIe 3.0 Base applications. To enable PCIe 3.0 traffic at 8Gbps, the IP combines high-speed mixed signal circuits. Both the 2.5Gbps PCIe 1.0 data rate and the 5.0Gbps PCIe 2.0 data rate are backward compatible with it. The PCIe 3.0 IP may satisfy the needs for various channel circumstances since it supports both TX and RX equalisation approaches.
Key Features
- Compliant with PCIe 3.0 Base Specification
- Compliant with PIPE 4.3
- Supported data transfer rate: 2.5 GT/s, 5.0 GT/s and 8.0 GT/s
- Supported physical lane width: x4
- Supported parallel interface: 32-bit
- Supported input reference clock: 100 MHSupported parallel interface data clock: 62.5 MHz, 125 MHz, and 250 MHz
- Supporting low power operation with configurable setting in power state P1/P2/L1 PM Substates:PLL control, reference clock control, and embedded power gating control
- Silicon Proven in TSMC 12FFC
- Operating Voltage: 0.9V, 0.95V, 1.2V and 1.8V
- Providing robust testability by low-cost Build-In Self-Test (BIST) via near-end analog and external loopback interface as well as far-end analog/digital loopback interface
Block Diagram
Deliverables
- GDSII & layer map
- Place-Route views (.LEF)
- Liberty library (.lib)
- Verilog behaviour model
- Netlist & SDF timing
- Layout guidelines, application notes
- LVS/DRC verification reports
Technical Specifications
Maturity
In Production
Availability
Immediate
Related IPs
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 12SF+/SF++
- PCIe 3.0 Serdes PHY IP, Silicon Proven in GF 22FDX
- PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 7nm