PCI Express Gen2 PHY IP, PCIe Gen-2, 4 Lanes, UMC 90nm SP process
Overview
4x lane PCI Express Gen II PHY, UMC 90nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 90nm SP
UMC
Pre-Silicon:
90nm
SP
Related IPs
- 7 Series Gen2 Integrated Block for PCI Express (PCIe)
- AXI Memory Mapped to PCI Express (PCIe) Gen2
- MIPI DPHY Gen2 Bidirectional 4 Lanes -Fujitsu 40LP25
- MIPI DPHY Gen2 Bidirectional 4 Lanes - GF 28SLP 1.8V, East/West Poly Orientation
- MIPI DPHY Gen2 Rx-Only 4 Lanes - GF 28SLP 1.8V, East/West Poly Orientation
- MIPI DPHY Gen2 Bidirectional 4 Lanes - SMIC 28HKMG 1.8V, North/South Poly Orientation