OpenSPARC T2 is derived from the UltraSPARC T2 processor. The UltraSPARC T2 processor is industry´s first "server on a chip", packaging the most cores and threads of any general-purpose processor available, and integrating all the key functions of a server on a single chip: computing, networking, security, and input/output (I/O), plus tight integration with the Solaris operating system.
By making the source for this design available for a larger community to review and learn from, we expect that ideas around chip multi-threading and multi-core concepts can be explored more freely and openly, and that truly beneficial innovations can be achieved.
Open source version of the UltraSPARC T2 processor
Overview
Technical Specifications
Availability
Now
Related IPs
- Open source version of the UltraSPARC T1 processor
- 25G Automotive (AC) version of the Enterprise / XLG PCS
- Automotive (AP) version of the DWC Enterprise PCS.
- ARC HS48x2 dual-core version of dual-issue HS48 processor with MMU, ARCv2 ISA, for embedded Linux applications
- ARC HS48x4 is quad-core version of dual-issue HS48 processor with MMU, ARCv2 ISA, for embedded Linux applications
- ARC HS58MP multi-core version of dual-issue HS58 processor w/ MMU, ARCv3 ISA, for embedded Linux applications