MIPI D-PHY Receiver IP, 80Mbps - 1Gbps, UMC 40nm LP process
Overview
MIPI Receiver 80Mbps-1Gbps, Combo PHY for MIPI & HiSPi & LVDS & SubLVDS, UMC 40nm LP Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- MIPI CSI-2 V3 RECEIVER INTERFACE IP
- Single Port SRAM Compiler IP, UMC 65nm SP process
- MIPI D-PHY Receiver IP, 80Mbps - 1Gbps, UMC 40nm LP process
- MIPI D-PHY Receiver IP, 80Mbps - 1Gbps, UMC 40nm LP process
- MIPI D-PHY Transmitter IP, 80Mbps - 1Gbps, UMC 40nm LP process
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process