MIPI C-PHY/D-PHY Combo TX+ IP 4.5Gsps/4.5Gbps in TSMC N5

Overview

Key Features

• Dual mode PHY Supports MIPI Alliance Specification D-PHY v2.5 & C-PHY v2.0
• Consists of 1 Clock lane and 4 Data lanes in D-PHY mode
• Consists of 3 Data lanes in C-PHY mode
• Embedded, high performance, and highly programmable PLL
• PLL supports SSC mode, Fractional mode, and Integer mode
• Supports both low-power mode and highspeed mode with integrated SERDES
• 80 Mbps to 1.5 Gbps data rate per lane without skew calibration in D-PHY mode
• 4.5 Gbps data rate per lane with skew calibration in high speed D-PHY mode
• 80 Msps to 3.5 Gsps symbol rate per lane in high speed C-PHY mode
• Supports High Speed TX De-emphasis Equalization
• 10 Mbps data rate in low-power mode
• Low power dissipation
• Testability support including internal loopback
• Calibrator for resistance termination

Benefits

• The MIPI C-PHY/D-PHY TX+ is a Mixel proprietary implementation of the MIPI Display Serial Interface 2 (DSI-2) Transmitter. It is optimized to achieve full-speed production testing, in-system testing, and higher performance compared to traditional configurations, while reducing area and standby power. This combo IP is silicon proven and supports both MIPI C-PHY v2.0 and MIPI D-PHY v2.5.

Block Diagram

Applications

• Mobile
• Displays
• IoT
• VR/AR/MR
• Consumer electronics
• Automotive

Deliverables

• Specifications
• GDSII
• LVS netlist
• LEF file
• IBIS Model
• Verilog Model
• Timing Model
• Integration Guidelines
• RTL
• Documentation
• One year support

Technical Specifications