MECHATROLINK-III Master/Slave IP together with CPU communicates with the products adapting.
MECHATROLINK-III standardized by MECHATROLINK Members Association.
Supported Devices
- Cyclone V
- Texas Instruments Sitara™ (Single Slave)
MECHATROLINK-III Master/Slave IP
Overview
Key Features
- Functionally compatible with JL-100 which is the ASIC for MECHATROLINK-III Master/Slave communication.
- Parameters required for MECHATROLINK-III communication are set either by cpu or through external pins.
- Certified by MECHATROLINK Members Association.
Block Diagram
Deliverables
- IP (Encrypted netlist)
- Reference design
- User’s manual
Technical Specifications
Short description
MECHATROLINK-III Master/Slave IP
Vendor
Vendor Name
Related IPs
- Serial Peripheral Interface - Master/Slave
- LIN Bus Master/Slave Controller
- I2C Bus Interface - Master/Slave
- 2D GPU Hardware IP Core
- Multi-constellation and Multi-frequency Correlators Soft GNSS IP for high sensitivity and high accuracy GNSS receivers
- Cryptographically Secure Pseudo Random number Generator IP Core