LVDS Transmitter
Overview
The LVDS_TX is CMOS differential line transmitter designed for applications requiring ultra low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 800 Mbps (400 MHz) utilizing Low Voltage Differential Swing (LVDS) technology
Key Features
- Fully integrated, compact design
- +/- 20% Accuracy.
- 3.3V± 10% power supply
- 800Mbps(400Mhz) switching rates
- External termination resistor 100 ohm.
- Area 0.00836 mm2
- CMOS 130nm 1P5M,3.3V IO MOS
- Worst case Power consumption 7.67mA
Benefits
- High switching speed
- Fast time to market
Deliverables
- GDSII & CDL Netlist
- .lef for PnR
- .libs for Timing
- Datasheet
- Technical Reference Manual, Design Document
Technical Specifications
Foundry, Node
0.13u Tower
Maturity
Silicon Implemented
Availability
Immediate
TSMC
Pre-Silicon:
130nm
LP
Tower
Pre-Silicon:
130nm
Related IPs
- LVDS Transmitter 1250Mb/s, 800Mhz clock with RSDS support
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane
- IBM 65nm LVDS Transmitter
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120Hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
- Dual FPD-link, 30-Bit Color LVDS Transmitter, 40-170Mhz (Full-HD @120Hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression