The LPDDR5X/5/4X PHY is a physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system-inpackage applications requiring high-performance LPDDR5X, LPDDR5, and LPDDR4X SDRAM interfaces operating at up to 8533 Mbps. With flexible configuration options, the LPDDR5X/5/4X PHY can be used in a variety of mobile applications supporting LPDDR5X, LPDDR5 and/or LPDDR4X SDRAMs, precisely targeting the specific power, performance, and area (PPA) requirements of these systems.
LPDDR5X/5/4X PHY - TSMC N3P
Overview
Key Features
- Supports JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs
- Support for data rates up to 8533 Mbps
- Designed for rapid integration with Synopsys LPDDR5X/5/4X controller for a complete DDR interface solution
- DFI 5.0 controller interface
- PHY independent, firmware-based training using an embedded calibration processor
- Optional dual channel architecture which facilitates two independent channels in less area versus two independent PHYs
- Support for DFI-based low power modes and lower power sleep and retention modes
- Support for up to 4 trained states/frequencies
- Flexible implementation to support Package-On-Package (PoP) or discrete DRAM-on-PCB systems with optimized PHY architecture
- Built-in anti-aging features to prevent effects of NBTI & HCI
Block Diagram
Technical Specifications
Foundry, Node
TSMC N3P
TSMC
Pre-Silicon:
3nm
Related IPs
- 224G Ethernet PHY, TSMC N3P x1, North/South (vertical) poly orientation
- HDMI 2.1/ DisplayPort 2.1 Tx PHY TSMC N3P 1.2V, North/South Poly Orientation
- UCIe-S PHY for Standard Package (x32) in TSMC N3P, East/West Orientation
- UCIe-S PHY for Standard Package (x32) in TSMC N3P, North/South Orientation
- 112G Ethernet LRM PHY, TSMC N3P x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N3P x4 1.2V, North/South (vertical) poly orientation