Low Power MCU I/O
Overview
This I/O library can easily support digital core voltage power off, and voltage transformation between different voltage domains. The common GPIOs contain not only digital functional cells, but also analog input/output cells.
Key Features
- Supports digital core voltage power off, and get ultra-low leakage
- All GPIOs support that the voltage of PAD is higher than I/O power
- DUP structure to help customer reduce cost
- Built in power-on-control function to prevent chip latch-up potential risk during chip
- powering up
- Lower than 100nA power consumption for 32.768KHz crystal driver
Applications
- MCU
- IoT SoC
Technical Specifications
Maturity
Available on request
Related IPs
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- AHB Low Power Subsystem - ARM Cortex M0
- OSC Crystal Oscillator Low Power Series
- Low Power PLL for TSMC 40nm ULP
- High performance, low power, 8-bit processor
- 5MHz-35MHz Low Power Crystal Oscillator - TSMC 0.18µ