Low power, high speed, and high density Configurable ROM

Overview

The Novelics compiler-based family of advanced embedded memories includes low-power, high-speed, and high-density configurable coolROM targeting the most demanding applications.

The Novelics coolROM embedded memory IP is the industry’s highest density single-layer metal programmable ROM, with a macro size comparable to diffusion-ROM technology. This is achieved with a Novelics proprietary bitcell design that requires fewer transistor contacts per cell than conventional designs. A significantly smaller macro size and reduced capacitance results in significant dynamic power dissipation savings.

The Novelics coolROM is designed specifically with low-leakage applications in mind. The entire ROM core array is automatically maintained with no voltage bias when not in use, resulting in zero ROM core leakage. Peripheral circuits utilize positive channel length bias to further reduce leakage.

A high performance cycle frequency is obtained with advanced decoding and sensing circuits. In addition to fast access time, all control and address inputs require near-zero input setup time for the most demanding high speed applications.

Key Features

  • Customer architected through the MemQuest memory compiler and characterization tool
  • Highest density metalprogammable ROM
  • Based on patent pending proprietarty high-density, low power cell and system circuitry
  • Reliable, silicon-proven architecture
  • Single-layer metal 1 programmable
  • Uses only up to metal 4- Selectable power, speed, and area
  • Selectable word width, depth and aspect ratio
  • Comprehensive leakage power management
  • Instance size up to 1Mb
  • Lowest active power in the industry by more than 5x
  • Advanced power management circuits
  • Supports a wide range of clock duty cycles
  • Near zero set-up time
  • Flexible routing over macro in M5 and above

Technical Specifications

Availability
Now
×
Semiconductor IP