ROM IP
Welcome to the ultimate ROM IP hub! Explore our vast directory of ROM IP
All offers in
ROM IP
Filter
Compare
156
ROM IP
from 11 vendors
(1
-
10)
-
Memory Compiler
- 70-90% power reduction
- Unmatched performance
- Multi-technology support
- Tailored for design needs
-
sROMet compiler - TSMC 40 nm uLPeFlash - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- REDUCE DIE COST
- 35% denser than alternative solutions on the market
- Key patent for high density with a single programming layer
- Via 1 programmable ROM
-
sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- REDUCE DIE COST
- Via 1 programmable ROM
- Key patent for high density with a single programming layer
- Gain in density over alternative ROM designs
-
Metal programmable ROM compiler - Memory optimized for low power - compiler range up to 1024 k
- Ultra-low-leakage even in a generic process
- No leakage in memory plane
- Minimal leakage in memory periphery while achieving between 230 and 300 MHz in worst case in TSMC 90 nm LP !
- Key patent for high density with only one programming layer
-
Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
- Ultra low dynamic power
- Decrease of packaging cost
- Smaller SoC area
- 45% less consuming than conventional metal or via ROM at nominal voltage
-
Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
- Ultra low dynamic power
- Decrease of packaging cost
- Smaller SoC area
- 45% less consuming than conventional metal or via ROM at nominal voltage
-
Metal programmable ROM compiler - Memory optimized for low power and high density - compiler range up to 1024 k
- Ultra low dynamic power
- Decrease of packaging cost
- Smaller SoC area
- 45% less consuming than conventional metal or via ROM
-
Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
- Ultra low dynamic power
- Decrease of packaging cost
- Smaller SoC area
- 45% less consuming than conventional metal or via ROM
-
Silterra 0.18um ULL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via ROM Compiler
- Low Leakage
- Low Power
- High Density
- High Speed
-
HHGrace 0.11um ULL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- Low Leakage
- Low Power
- High Density
- High Speed