Low power 12bit 4Msps SAR ADC with UMC 55nm EFLASH Process
Overview
Low power 12bit 4Msps SAR ADC with UMC 55nm EFLASH Process
Technical Specifications
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- 12-bit 1-channel up to 1 MSPS low power SAR ADC
- 12-bit ultra-low power single-ended SAR ADC
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- 12-bit 1-channel 4 MSPS SAR ADC
- Auxiliary ADC - 12-bit Successive Approximation Register (SAR) ADC
- 12-bit single-ended SAR ADC