Low noise PLL operating at up to 5GHz (40nm TSMC)
Overview
PSI5GLP_T4 is a low jitter PLL operating from 3GHz to 5GHz continuously, and with the output divider it can cover 1/2 and 1/4 speed. PSI5GLP_T4 can be used for a wide range of applications in SERDES transceivers such as XFI, 10GBASE_KR, XAUI, RXAUI, SGMII, HRIF, SFI, SATA, SAS, FC. It can also be used in many other applications for clock generation.
Key Features
- Low jitter PLL for a wide range of applications
- Output frequencies 3-5GHz, 1.5-2.5GHz and 0.75-1.25GHz
- Reference clock 50-800MHz
- Power supplies 0.9V and 1.2V
- TSMC 40nm G
Technical Specifications
Foundry, Node
TSMC 40nm G
TSMC
Silicon Proven:
40nm
G
Related IPs
- JPEG 2000 Encoder - Up to 16-bit per Component Lossy & Numerically Lossless Image & Video Compression
- Output Buffer for up to 12Gb/s
- Low noise PLL operating at up to 3.25GHz (90nm UMC)
- Low-Power Bandgap Reference - Low Integrated Noise (62.5µVrms) in TSMC 40nm
- Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks