10 mA LDO voltage regulator (output voltage 1.8 V)

Overview

The voltage regulator consists of a differential amplifier which compares reference voltage with voltage from a feedback divider. It adjusts the impedance of a PMOS transistor for stabilization of output voltage at a set level.

The block is fabricated on TSMC SiGe BiCMOS 0.18 um technology.

Key Features

TSMC BiCMOS SiGe 180 nm
Low drop out
Low current consumption
Portable to other technologies (upon request)

Block Diagram

Applications

Supply voltage sensitive circuits

Deliverables

Schematic or NetList
Abstract model (.lef and .lib files)
Layout view (optional)
Behavioral model (Verilog)
Extracted view (optional)
GDSII
DRC, LVS, antenna report
Test bench with saved configurations (optional)
Documentation

Technical Specifications

Foundry, Node

TSMC BiCMOS SiGe 180 nm

Maturity

Silicon proven

Availability

Now

TSMC

Silicon Proven: 180nm

Request Info

Related IPs

LDO voltage regulator (output voltage value 1.0 V, 1.2 V, 1.5 V, 1.8 V)
LDO voltage regulator (output voltage value 1.8 V, 2.1 V, 2.4 V, 2.7 V)
LDO voltage regulator (output voltage value 1.8 V, 2.4 V, 2.7 V, 3.0 V)
LDO voltage regulator (output voltage 0 to 1.8 V)
LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
LDO voltage regulator (output voltage 2.7 V)