Vendor: intoPIX Category: Video Processing

JPEG 2000 120P Encoder/JPEG 2000 Decoder

The JPEG 2000 Broadcast family has been designed to respond to the various applications of the Broadcast markets.

Overview

The JPEG 2000 Broadcast family has been designed to respond to the various applications of the Broadcast markets. We guarantee perfect interoperability with every SD and HD standards in terms of frame rates and resolutions. Its modules provide, in a single FPGA, multi-channel operations representing a total of 240 full resolution progressive frames per second, real time.

Key features

  • Up to 1 HD 120p channel or 2 HD 60p channels or 4 HD 30p / 50i / 59,9i / 60i channels
  • Visually lossless compression
  • Xilinx 7 Series FPGA (Zynq-7, Artix-7, Kintex-7, Virtex-7), Xilinx Virtex-6
  • Altera Arria V, Stratix IV and Stratix V
  • Function:
    • JPEG 2000 Encoder
    • JPEG 2000 Decoder
  • Max codestream bitrate; Lower bitrate supported; Bitrate can be shared unequally per channel: 1000 Mbps
  • Max pixel rate ; Lower pixel rate supported: 280 Mpixels/s
  • Max pixels per line; Lower pixels per line supported: 1920 pixels/line
  • Max bit depth per component ; Lower bit depth supported: 10 Bits/comp.
  • Latency:
    • Low Latency(2 + 1 frames)
    • Ultra-low Latency(<1 frame)
  • Color Space: YUV or RGB
  • Chrominance subsampling:
    • 4:4:4 (Option)
    • 4:2:2

Benefits

  • Full flexibility between
    • up to 4 simultaneous channels
    • 1 channel up to 1080p, 120 fps
  • Visually Lossless
  • Single chip
  • Ultra Low Latency Option

Applications

  • Camera built-in recorder
  • Field recorder
  • Post-production video server
  • Contribution transceiver/receiver
  • Live event transmitter
  • SMPTE2022 1/2 (JPEG2000 wrapped in MPEG2-TS )
  • AVB

Specifications

Identity

Part Number
IPX-J2K-HD-120
Vendor
intoPIX
Type
Silicon IP

Compute

Codec Standard
JPEG 2000

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: Belgium

Learn more about Video Processing IP core

JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA

JPEG XS is now officially supported as a compression technology within the GenICam framework, under the supervision of The European Machine Vision Association (EMVA). This milestone represents a major advancement for the machine vision industry, enabling higher performance, improved efficiency, and greater interoperability across imaging systems and devices.

Frequently asked questions about Video Processing IP

What is JPEG 2000 120P Encoder/JPEG 2000 Decoder?

JPEG 2000 120P Encoder/JPEG 2000 Decoder is a Video Processing IP core from intoPIX listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP